

HERITAGE INSTITUTE OF TECHNOLOGY
TIME TABLE
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M.TECH VLSI

SESSION: 2021-2022

1st YEAR, 1st SEMESTER

DAY	9.00 AM – 9.55AM	9.55 AM – 10.50 AM	10.50 NOON – 11.45 PM	11.45AM-12.25PM	12.25 PM – 1.20PM	1.20PM – 2.15 PM	2.15 PM – 3.10 PM	3.10 PM – 4.05 PM	4.05PM-5.00PM	5.00PM-5.55PM
MON	L/VLSI 5102/AS	L/VLSI 5102/AS	LIBRARY	Break	LAB/VLSI 5151 /PS/PS*					
TUE		L/VLSI 5142/SP	L/VLSI 5142/SP		L/ECEN 5103/MK	L/ECEN 5103/MK				
WED			L/VLSI 5102/AS		L/VLSI 5132/TC	L/VLSI 5132/TC				
THU	L/VLSI 5101/KD	L/VLSI 5101/KD	L/VLSI 5132/TC		LAB/VLSI 5152/AS/AR*					
FRI	L/VLSI 5142/SP	L/DIMA5116/SR	L/DIMA5116/SR		L/VLSI 5101/KD					

To be effective from the date of commencement of 1st year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.
Students should target 100% attendance

MEMBER

HOD

PRINCIPAL

HERITAGE INSTITUTE OF TECHNOLOGY
TIME TABLE
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M.TECH VLSI

SESSION: 2021-2022

1st YEAR, 1st SEMESTER

FACULTY NAMES

Faculty names	Initials	Department
Prof.(Dr.) Anindya Sen	AS	ECE
Prof.(Dr.) Srabanti Pandit	SP	ECE
Prof. Pratima Shaw	PS	ECE
Prof.(Dr.) Mousiki Kar	MK	ECE
Prof.(Dr.) Tapas Chakraborty	TC	ECE
Prof. Krishanu Datta	KD	ECE
Prof. Suli Roy	SR	IT

TA NAMES

TA names	Initials	Department
Aditi Roy	AR	ECE
Pritam Kumar Sahu	PS	ECE

To be effective from the date of commencement of 1st year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.
Students should target 100% attendance

MEMBER

HOD

PRINCIPAL

HERITAGE INSTITUTE OF TECHNOLOGY
TIME TABLE
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
M.TECH VLSI

SESSION: 2021-2022

1st YEAR, 1st SEMESTER

COURSE STRUCTURE

M.Tech. VLSI
1st. Year, Semester I

A. Theory								
Sl. No.	Course Type	Code	Course Title	Contact Hours/Week				Credits
				L	T	P	Total	
1	Professional core 1	VLSI5101	Digital VLSI IC Design	3	0	0	3	3
2	Professional core 2	VLSI5102	Embedded Systems Design	3	0	0	3	3
3	Professional Elective PE-1	VLSI5131	DSP For VLSI System	3	0	0	3	3
		VLSI5132	VLSI IC Fabrication					
4	Professional Elective PE-2	VLSI5141	CAD of Digital System	3	0	0	3	3
		VLSI5142	Modelling of VLSI Device					
5	Mgt. Group	ECEN5103	Research Methodology and IPR	2	0	0	2	2
6	Audit 1	DIMA5116	Disaster Management	2	0	0	2	0
		INCO5117	Constitution of India					
		PDL5118	Personality Development					
		YOGA5119	Stress Management by Yoga					
		SANS5120	Sanskrit for Technical Knowledge					
Total of Theory				16	0	0	16	14

B. Practical								
1	Professional Core Lab1	VLSI5151	Digital VLSI IC Design Lab	0	0	4	4	2
2	Professional Core Lab2	VLSI5152	Embedded Systems Design Lab	0	0	4	4	2
Total of Practical				0	0	8	8	4
Total of Semester				16	0	8	24	18

To be effective from the date of commencement of 1st year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination.
Students should target 100% attendance

MEMBER

HOD

PRINCIPAL